Книга: Walaa Abdel Aziz Ibrahim,Hossam Aly Fahmy and Ahmed Hussien Khalil «Implementation of a Binary Floating Point Fused Multiply-Add Unit»
|
Производитель: "LAP Lambert Academic Publishing" The fused multiply add (FMA) operation is very important in many scientific and engineering applications. It is a key feature of the floating-point unit (FPU), which greatly increases the floating-point performance and accuracy. Many approaches are developed on floating-point fused multiply add unit to decrease its latency. two of these approaches are implemented in the Verilog hardware description language. ModelSim10. 0c is a used to compile Verilog codes and to simulate them. ISBN:9783846546215 Издательство: "LAP Lambert Academic Publishing" (2012)
ISBN: 9783846546215 |
См. также в других словарях:
Multiply–accumulate operation — In computing, especially digital signal processing, the multiply–accumulate operation is a common step that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs the operation is known as a… … Wikipedia
Nobel Prizes — ▪ 2009 Introduction Prize for Peace The 2008 Nobel Prize for Peace was awarded to Martti Ahtisaari, former president (1994–2000) of Finland, for his work over more than 30 years in settling international disputes, many involving ethnic,… … Universalium
